E-49593

Area of expertise: ASIC Design
Experience: 20 years
Time On Site: 50%
Front-end digital design and verification engineer with over 20-year experience in developing IP/ASIC/FPGA using Verilog(/SystemVerilog) and VHDL. The core competencies are RTL (IP) design and verification including structural tests (linting, formal veri...