E-79115
					Area of expertise: Analog Layout				
				
					Core Technologies: Consumer Electronics				
				
					Experience: 8 years
				
				
					Time On Site: 10%
				
				- -Experienced Analog Layout Engineer
 - -Current experience- working on FinFet technologies including TSMC 3nm, 4nm, 7nm, nanosheet technology 2n
 - -Floorplan and estimation on cell and Megacell level
 - -Verification tools e.g. DRC,LVS,ERC, Voltus
 - -Virtuoso 23.1 Cadence tools like WSP, Place and Route, Concurrent Layout Editor, main layout tasks on Serdes, CLK, PLL,
 - -Layout reviews internally and with the customer
 - -Preparing documentation and presentations for the customer
 
Contact Us
 +353 91 444 168
					 info@chipright.com
					 Unit 8B, Galway Technology Centre, Galway, Ireland