Senior ASIC Design Verification Engineer with 5+ years' experience in IP and subsystem verification for complex SoCs. Strong SystemVerilog/UVM background with experience across PCIe, CXL and AMBA protocols.
 	
Experienced in testbench development, coverage-driven verification, FW/DUT communication, BootROM validation and structured debug.
 	
Available for remote opportunities across Europe.