ASIC Verification Engineer

We are looking for candidates with the following skill set: 
Extensive functional design verification experience
Mixed-signal design & modeling experience
Solid knowledge of SPI and LVDS protocols
Strong familiarity with Cadence tools and Cadence Chamber
Proficient in Shell and Python scripting
Strong background in Coverage-Driven Verification and SystemVerilog Assertions (SVA)