Senior Digital Design Verification Engineer based in Romania with cross-domain experience in telecom, HPC, and automotive.
 	
Key Highlights:
 	
Experience in SoC and IP verification using System Verilog/ UVM
 	
Verification of DDR5 subsystems using AXI protocol
 	
Cross layer debugging, resolving functional issues across RTL, UVM verification testbenches and embedded C