Digital Verification Engineer skilled in SystemVerilog/UVM
Subject: SoC verification
- Working on DMA
- C Tests writing
- Running regressions
- Debugging using NCsim simulator
Subject: Power management chip verification
- Creating UVC for power rail
- Develop environment for OTP memory
- Tests coding
- UVCs integration in top Testbench
- Simulation using Cadence NCsim simulator