E-47942

Area of expertise: Analog Layout
Experience: 15 years
Time On Site: 50%
Senior Analog Layout engineer with 15 years of experience
Experience in manual full-custom Analog layout of IC in CMOS/Bi-CMOS process.
Exposure on different process nodes from 0.35um to 40nm technology.
Skilled in design verification and debugging...