Training
SystemVerilog is a vast language that offers a wide variety of constructs to empower an engineer to develop next generation verification environments. With so many paths to follow, an engineer's time can become consumed very quickly, finding themselves lost trying to move up the learning curve whilst still keeping pace with their older style verification activity.
Chipright provide specialised and targeted verification training courses that will:
- Focus an engineer’s attention onto the parts of the methodology required to implement solutions
- Identify the key parts of the SystemVerilog language that will reduce the engineer's learning curve
Chipright offer training in the following:
- Introduction to SystemVerilog & OVM
(C104)
- Test bench development strategies
- Functional coverage
- SystemVerilog assertions
- Advanced OVM
Verification (C105)
- Standardized verification component development
- Block level testbench development
- System level testbench development
Our belief is that verification engineers need to know a smaller subset of these methodologies in order to get onto the playing field. Once they have this information on board, they are equipped with the know-how to go and develop verification solutions efficiently.
Please contact us for more information on training events.
|
///
////
